The phase in the access cycle of DRAM during which the storage capacitors are charged to the appropriate value.